I. INTRODUCTION
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(_2 w = The present paper discusses the results achieved so far in a j7 research and development program which aims at realising a I9 monolithic c"barge-sensitive Frearnplifier employing epitaxial-(.rc w = _ _) channel JI::ETs. l.SV 12 level dli_r The silicon IFET, by virtue of its good noise behaviour, its (_12W = 2_IX) (8 diodtm) high radiation resistance and its ability to operate at cryogenic Cf out temperatures, aolxars to be a suitable front-end element in _--II calorimetry applications at high luminosity colliders [ 1.2].
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---Among the existing JFET technologies, the one employing an t Rf epitaxial layer for the channel and a diffused gate still presents the t (dc .:mm) I 8 best noise perfot_ances. DiscreteJFETsbasedonthistechnology in _ Jl feature indeed the lowest amount of noise in the low.frequency _ i6 :
region. Besides, their white noise follows rather closely the theoretically e_qxcted behaviom' for the channel thermal noise. _"2" _ w =$_) -Contributions due to spreading resistancesare usually negligible, j5 Itcan be, therefore, understood why the monolithic integration (lc w =400i_m) of epitaxial channel JFETs by a process able to rerain their noise characteristics is a task worth pursuing, lt is not an easy task, V" (-6V) though, for the epitaxial channel JFET does not lend itself to a straightforward monolithic integration. The preamplifier assumed as a target in the monolithic preamplifier. 
which serves also the purpose of buffering the high impedance concentrations in the 1019 to 1020 cm "3 range are diffused, as point on the drain of J2-The signal path is completed by the shown in The extent towhichtheJFET realised on a buried layer chip problem ofexcess thermal noise duetothespreading resistance approachesthe transconductance characteristics of the associated withthebackside gate, which was present in the corresponding discrete devices is shown inFig. 5. devices described in [2] . Comparedtothediscrete unit ofequal dimensions, theJFET OM OM_D port of the monolithic chip implemented m the buried layer Cs) S/A) technology has a somewhat higher low-frequency noise and this 5o.0o may be related to the fact that the growing process of the N-type ...... 3o_o epitaxial layer, which der-reesthe channel, cannot be considered
.
[ fully optimised as yeL
.__ test structure of the monolithic preamplifier has been realised according to the buried-layer process, lt differs from the i _ _" circuit diagram of Fig. 1 and the correslXmd/ing device, partofamonolithicchipin The standing current in J1, which _cording to the circuit buried layer technology (W=llaO01am) (thinner lit ). diagram of Fig. 1 is determined by the IDSS of J3 was foundto be larger than the expected value, about 10 mA instead of 5 mA. Such a difference, which is reflected also in a power dissipation, 290 mW, largely exceeding the design value, is reiated to the Compared to the doubtleepilayer, V-groove devices described control of the pinch-off and IDSS values, which have not yet in [2], the JFETs obtaine.,das parts of a monolithic buried layer been optimised in the buried-layer process. chip haveamuch better noise behaviour, as apparent in Fig. 6 .
At the measured current of l0 mA, J 1 hasatransconductance of 48.5 mA/V. The comparison is carried out in conditions of equal Fig. 7 EquivalentNoiseChargeasafuncdonofthetimeconstant transconductance, 30.5 mAP/ for both devices. According to "_of the semigaussian filter. The peaking time in the Fig. 8, the device part of the monolithic buried layer chip has a impulse response of the preamplifier-amplifier system is noise voltage density in the white noise region which equals the 2"_. The detector simulating capacitance C D is the value of the corresponding discrete device, thus overcoming the p;xrameter of the thmily of curves.
carried out by connecting the preamplifier to a semigaussian As it emerges from Table I , the agreement between the shaping amplifier. The equivalent noise charge ENC at five measured and the calculated values of dENC/dC D is very good, different values of the capacitance CD simulating the detector is so that the total noise referred to the preamplifier input is very plottedinFig.7asafunctionoftheshapingtimeconstantxofthe
close to the channel thermal noise of the input transistor J 1. rdter. At a detector calmcitance of 480 pF and at a shaping time constant of 100 ns, an ENC of less than 4000 rms eleclrons has IV. FUTURE WORK been measured.
The dependence of the Equivalent Noise Charge on the Optimisation of the buried layer process from the point of detector simulating capacitance CD is shown in Fig. 8. view of a fighter control of the pinch-off voltages must be achieved in order to increase the yield and keep the power r. dissipation close to the design value.
An alternative preamplifier configuration in which J1 is 4000 implemented as a tetrode structurewill also be considered. A = complete characterisation of the ch!p for use in hadron collider o calorimetry must include an evaluation of its resistance to ionising "5 o 3000 radiation and neutrons, which will be carried out as soon as packaging of a small preamplifier lot will be completed.
The present design and layout were intended to explore 2000 different technological solutions with the same set of masks. As Z it appears from Fig. 2 , the choice of the diode string as a voltage r.r,l shifter is not optimal from the point of view of the silicon real 1000 estate. A resistive voltage divider may result in a considerable area saving. Also a layout targeted to the buried layer process may exploit stricter design rules and reduce the spacing of the 0 components allowing a further reduction of the size. 10-1 100 101 The buried layer process seems to have provided a viable as a parameter in the family of curves, approach to the design of monolithic JFET preamplifiers of outstanding noise characteristics. Tests carried out on a preamplifier employing at the input a Jb"ETwith 11400 gan gate width have demonstrated that the noise behaviour of the It is interesting to compare the measured values of the preamplifier is close to the one which would be expected if the capacitance sensitivity dENC/dC D obtained from Fig. 8 with total noise referred at the preamplifier input were the thermal the values that are expected _eoretically under the assumption noise in the input device, thatis, the monolithic circuitapproaches that the only source of noise is the channel thermal noise in J 1-the noise performances of a hybrid preamplifier using discrete Such a comparison is carried out in Table I. JFETs. Table I The authors wish to acknowledge the support provided by . Mike Hoye, president of Interfet Co., throughout this program. 
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